This Xilinx community forums link contains some good information on what's actually needed to constrain I/O (embedded in a conversation about simplifying constraints).
" FPGA I/O analysis - keeping it simple?" @ [link]
References
Xilinx logo found via https://twitter.com/xilinxinc at [link]