Profile
Join date: Feb 26, 2021
Posts
Mar 31, 2021 ∙ 1 min
U-Boot compile errors, MicroBlaze, and problems with Vivado 2020.2
In this post I attempted following this guide on newer version of Vivado. (and different FPGA) Preface Main differences between 2020.2...
159
0
Mar 20, 2021 ∙ 1 min
Xilinx MicroBlaze 2020.2 links
MicroBlaze information is very sparse. This warranted a short list of relevant links below Docs: 2020.2 MicroBlaze Processor Reference...
69
0
2
Mar 12, 2021 ∙ 3 min
MicroBlaze TMR 2019.1
In this post I will briefly explain how to put 3 MicroBlaze soft-core CPUs on Nexys 4 DDR FPGA (Xilinx Artix 7 FPGA) and use Triple...
466
0
2
edaskill
Writer
More actions