What Should the Board Trace Delay Be if the Clock and Data Traces have the same Length?

A good post about what board trace delay should be if the clock and data traces have the same length.

"board trace delay in source synchronous interfaces if clock and data traces have the same length" @ [link]

References

• Xilinx logo found via https://twitter.com/xilinxinc at [link]